The three-phase four-leg inverter can produce balanced voltages even with unbalanced loads, yet its controller design is quite complicated. Based on the analysis on time domain equations, a decoupled sequence control strategy for the three-phase four-leg inverter in a low-voltage network is proposed. A negative sequence controller and a zero sequence controller are added to the control strategy besides the positive sequence controller. Furthermore, considering the output limit of the inverter, a current limit design scheme is raised through the analysis on each sequence current in synchronous rotating frame. In the case of asymmetry, the limit value of each sequence current can be adjusted dynamically according to the design scheme. The output currents in each sequence can be controlled and limited for different purposes respectively. Finally, simulation results based on PSCAD/EMTDC V4.5.0 verify the validity of the control strategy.
Introduction
In the low-voltage distribution network there are many single-phase loads, which of each phase cannot achieve absolute balance, so the voltages of the three phases are not completely symmetrical. To solve this problem as well as to improve power quality, the three-phase four-leg inverter is recommended to be used for the connection of the distributed generator to grids with a high power quality requirement [1] [2] [3] . In order to achieve a three-phase symmetrical output voltage, a bridge arm is applied to form the neutral point in the three-phase four-leg inverter, making the inverter more complex than the traditional one. Due to its special function, the control strategy is also very different from that of the traditional three-phase inverter [2, 4] . Furthermore, studying the current-limiting scheme is meaningful for exerting the maximum capability in the case of limited inverter capacity. Unlike the three-phase inverter, this inverter's three phase currents are different from each other, so the current limit cannot be simply determined by only one phase current in the traditional way. Besides providing a feasible method of determining the current limit, this paper also addresses the control strategy of the inverter and the way to limit the output current.
As the important role of the three-phase four-leg inverter is balancing voltage, its control strategy has been studied by many insiders. According to the analysis by using symmetrical component method and large-signal averaged modeling method, it is found that an asymmetric output voltage is generated when the three-phase inverter fails to keep the neutral point potential constant in the case of unbalanced loads [5] . The research on three-phase inverters with unbalanced loads is also widely carried out [6] [7] [8] [9] [10] , but constrained by the structure, it is difficult to completely solve the In Figure 1 , dc u is the DC voltage, a u , b u , c u , n u each represent a leg voltage, n i is the current flowing through the neutral inductor n L , sa u , sb u , sc u are respectively the voltages of the three phases at the point of common coupling (PCC), and a i , b i , c i are the currents flowing into PCC.
f L is the three-phase inductance of filter and f C is the filter capacitance. It is shown in Figure 1 that the fourth leg can provide a pathway for zero-sequence current. According to the topological structure, the differential equation of the circuit can be written as In Figure 1 , u dc is the DC voltage, u a , u b , u c , u n each represent a leg voltage, i n is the current flowing through the neutral inductor L n , u sa , u sb , u sc are respectively the voltages of the three phases at the point of common coupling (PCC), and i a , i b , i c are the currents flowing into PCC. L f is the three-phase inductance of filter and C f is the filter capacitance. It is shown in Figure 1 that the fourth leg can provide a pathway for zero-sequence current. According to the topological structure, the differential equation of the circuit can be written as
Since most of the high-frequency harmonic components of the output voltage and current can be filtered by the grid-connected filter, they are not discussed for the basic control strategy study in this paper. The following analyses are based on fundamental components of 50 or 60 Hz.
To achieve the decoupling of each sequence component with the symmetrical component method, (1) is transformed to the phasor Equation (2) .
Multiplying (2) I
where the matrix S is
where the operator a = e j120 • . Then there is
.
I a(2)
It can be seen from (5) that the three-sequence components are independent of each other, so the differential equations of each sequence in time domain are Subscripts (1) , (2) , and (0) respectively indicate the positive, negative and zero sequence components. Then (6) is the positive sequence equation of the inverter, while (7) is the negative and (8) is the zero. As the zero sequence components of three phases are exactly identical, only the equation of phase A is given.
According to the Kirchhoff's Current Law, the current i n flowing through the neutral line must satisfy
So, the fourth equation in (1) can be written as
From (9) and (10) we can know that the neutral line current i n only contains the zero sequence component. Therefore, the output voltage of the fourth leg is just the zero sequence voltage.
Through the analysis, it is known that the positive and negative sequence components are only dependent on the voltages and currents of the first three legs, consistent with the mathematical model of the traditional three-phase inverter, but the zero sequence components are different.
According to (8) and (10), the zero sequence equation is
where u an(0) is the zero sequence potential difference between the outlets of the first and fourth legs. The zero sequence circuit topology described by (11) is shown in Figure 2 .
Subscripts (1) , (2) , and (0) respectively indicate the positive, negative and zero sequence components. Then (6) is the positive sequence equation of the inverter, while (7) is the negative and (8) is the zero. As the zero sequence components of three phases are exactly identical, only the equation of phase A is given.
According to the Kirchhoff's Current Law, the current n i flowing through the neutral line must satisfy
From (9) and (10) we can know that the neutral line current n i only contains the zero sequence component. Therefore, the output voltage of the fourth leg is just the zero sequence voltage.
where an (0) u is the zero sequence potential difference between the outlets of the first and fourth legs.
The zero sequence circuit topology described by (11) is shown in Figure 2 . In summary, (6), (7), and (11) can respectively describe the positive, negative, and zero sequence mathematical models of three-phase four leg inverter. To maintain the symmetry of the three-phase voltage in the low-voltage distribution network with unbalanced loads, the negative and zero sequence voltage have to be 0. In other words, the PCC voltage contains only the positive sequence component. In summary, (6), (7) , and (11) can respectively describe the positive, negative, and zero sequence mathematical models of three-phase four leg inverter. To maintain the symmetry of the three-phase voltage in the low-voltage distribution network with unbalanced loads, the negative and zero sequence voltage have to be 0. In other words, the PCC voltage contains only the positive sequence component.
Control Strategy of Positive and Negative Sequence Components
For the grid-connected distributed generator (DG), the constant power control (PQ control) is widely adopted. According to the instantaneous power theory [23] , the average part of instantaneous power, in which form the energy is transferred in the three-phase four-wire system, can be expressed as (12) . where p, q represent the average parts of active power and reactive power respectively, and the pairs of V (1) and I (1) , V (2) and I (2) , as well as V (0) and I (0) , represent the effective voltage and current values of positive, negative and zero sequences separately, with their corresponding phases being
, and φ i(0) . Assuming the negative and zero sequence voltages are 0 to achieve symmetry, p and q in (12) are determined only by the positive sequence components. Therefore, the positive sequence components can be regulated with the PQ control method as a way to control the power flow.
Through the Park transformation, both the positive sequence and the negative sequence components acquire the DC form in d-q coordinate system, and thus can be easily controlled by the PI controller without the static error [24] . Here we show the transforming process:
The Park transformation matrix is
For the positive sequence,
where u sd (1) and u sq (1) are the d-axis and q-axis components of the PCC positive voltage, U (1)m is its amplitude and ω is the system angular frequency which is obtained by the phase-locked loop (PLL) in real time, and α 1 is the initial phase of u sa (1) . To make u sd (1) and u sq(1) take the DC form, and to enable u sq(1) = 0, the following condition has to be met
For the negative sequence, the negative sequence current is used as an example. Let θ = −θ = −(ωt + α 1 − π/2), and get C 3s/2r by replacing the θ in C 3s/2r with θ . Then,
where I (2)m and ϕ 2 are the amplitude and initial phase of i a (2) .
Through the transformations (14) and (16), the PI controller is introduced to the d-q frame. Because the harmonics in the primary currents and voltages will bring problems for PI controller, low pass filters should be applied to the decomposition process of sequence components.
The inner-loop and outer-loop controllers of the positive sequence components are expressed as (17) and (18), respectively.
where i d (1) and i q(1) are the d-axis and q-axis components of the positive sequence current; K iP (1) and K oP(1) the proportionality coefficients of the inner and outer loops; K iI (1) and K oI(1) the integral coefficients of the inner and outer loops; i d (1) The outer loop is used to achieve power control, while the inner loop speeds up the dynamic response.
For the negative sequence components, as they are converted to the DC form, they can also be regulated by the same control method as the positive sequence components in (17) and (18), with components P and Q replaced by the negative voltages for the outer loop control [25] :
The positive and negative sequence control strategies are illustrated in Figure 3 .
where d (1) i and q(1) i are the d-axis and q-axis components of the positive sequence current; iP (1 The outer loop is used to achieve power control, while the inner loop speeds up the dynamic response.
oP (2) sd (2) oI(2) q(2)_ref oP (2) sq (2) ( )
The positive and negative sequence control strategies are illustrated in Figure 3 . 
Control Strategy of Zero Sequence Component
In (11), the zero sequence model of the three-phase four-leg inverter can be regarded as a single-phase inverter, so it can be controlled by a similar strategy to that of a single-phase inverter.
Due to the static error in controlling an AC system, the PI controller fails when high precision is required, and has to give way to the proportional resonant (PR) controller, which has no static error. However, this is only in principle, for it is difficult to build an ideal PR controller and its regulating performance is subject to the fluctuations of the grid frequency [26] . Another way to avoid this disadvantage is trying to convert the single-phase AC signal to DC form to make it acceptable for the application of the PI controller.
For a single-phase voltage or current, with a delay of a quarter of the period, a new signal is created, whose vector is perpendicular to that of the former [27] . The two signals can be converted into DC components through the αβ-dq transformation. Take the zero sequence current i a(0) for example, whose expression is
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In the αβ static coordinate system, let
After the αβ-dq transformation, two DC components i d(0) and i q(0) are obtained as
where Figure 4 illustrates the transformation process.
For a single-phase voltage or current, with a delay of a quarter of the period, a new signal is created, whose vector is perpendicular to that of the former [27] . The two signals can be converted into DC components through the αβ-dq transformation. Take the zero sequence current a(0) i for example, whose expression is
After the αβ-dq transformation, two DC components d(0) i and q(0) i are obtained as
where Through the transformation, the static error of the PI controller can be eliminated. The control method is similar to that of negative sequence components, only with f
and each voltage and current replaced by its zero sequence counterpart in (17) and (19) . Finally, the control signals of the three sequences should be superimposed and modulated in the way shown in Figure 5 to achieve the control on the three-phase four-leg inverter. In this paper, sine-wave pulse-width modulation (SPWM) is chosen as the modulation strategy. Through the transformation, the static error of the PI controller can be eliminated. The control method is similar to that of negative sequence components, only with L f replaced by (L f + 3L n ) and each voltage and current replaced by its zero sequence counterpart in (17) and (19) .
Finally, the control signals of the three sequences should be superimposed and modulated in the way shown in Figure 5 to achieve the control on the three-phase four-leg inverter. In this paper, sine-wave pulse-width modulation (SPWM) is chosen as the modulation strategy.
and each voltage and current replaced by its zero sequence counterpart in (17) and (19) . Finally, the control signals of the three sequences should be superimposed and modulated in the way shown in Figure 5 to achieve the control on the three-phase four-leg inverter. In this paper, sine-wave pulse-width modulation (SPWM) is chosen as the modulation strategy. 
Current-Limiting Scheme Embedded in Control Strategy
To maintain the PCC voltage symmetry, each phase current output by the three-phase four-leg inverter is usually unequal in magnitude with others. The method of the modulus limit on current reference value is not applicable to limiting the output current and protect the inverter. In addition, setting limit values for each sequence independently may cause the waste of the inverter capacity. It is necessary to find a method which can limit the phase currents and make full use of the capacity of the inverter.
According to the control strategy above, the controller of each sequence is independent with others. The positive sequence current is determined by the target of the output power. It takes on the role of outputting active and reactive power. The negative and zero sequence currents depend on the load condition, and they play a common role of balancing the PCC voltage. Thus, the negative and zero sequence currents can be put into one block to be discussed, and for convenience, their sum . I k(2,0) can be called as the balance regulating current.
where .
I k(2) is the negative sequence current of phase k, and as the zero sequence components of three phases are exactly identical, the zero sequence current is written as . I (0) . Then, the currents are divided into two categories: the positive sequence current is for power transmission, and the balance regulating current, which is the sum of the negative and zero sequence currents, is for voltage balance.
Output Characteristic of Each Sequence
When the direction of the AC voltage vector U (1) is selected as that of the d-axis in the synchronous rotating coordinate system, the output power and positive sequence current of the DG have such relationships [24] P = 1.5u sd (1) 
where P and Q are the active power and reactive power output by the inverter. Since the Park transformation will not change the amplitude, u sd(1) has the same amplitude with U (1) . Therefore, the d-axis and q-axis components of the positive sequence current can be obtained as
According to Figure 6 , the current vector I (1) lags behind the voltage vector U (1) by an angle ∆θ. Accordingly, each phase current lags behind the corresponding phase voltage by ∆θ in abc frame. According to (14) , the amplitude of each phase current is equal with that of I (1) . The A phase current phasor can be expressed as In addition, the control system of the inverter is generally equipped with a modulus limiter, which can limit the amplitude of the output current within a certain value (1)max I . Therefore, according to (25) and (26), the positive sequence current is
When the voltage is very small, which means the a(1) I  will be rather large, a(1)
I 
should be limited at the maximum value (1)max I . The modulus limiter can limit the amplitude of the current without changing its phase [25] . Then, the positive sequence current can be written as In addition, the control system of the inverter is generally equipped with a modulus limiter, which can limit the amplitude of the output current within a certain value I (1)max . Therefore, according to (25) and (26), the positive sequence current is . I a(1) = 2 3 I a (1) should be limited at the maximum value I (1)max . The modulus limiter can limit the amplitude of the current without changing its phase [25] . Then, the positive sequence current can be written as
For the negative and zero sequence currents, which are introduced to maintain voltage symmetry, they are determined by loads, and only the electrical states of the negative and zero sequence components are known
where the zero sequence voltage of PCC is written as .
U s(0) for that of each phase is identical;
. U sa (2) is the A phase negative voltage and I (2,0)max is the amplitude limit of the balance regulating I k(2,0) for any phase has the trend of surpassing I (2,0)max , it will be limited at this maximum, but in this case, the voltages may not be maintained at 0.
Thus I (2,0)max can be seen as an indicator of the capability of the inverter to maintain the voltage symmetry.
Current Modulus Limiters of Each Sequence
The equations in (28) and (30) can be satisfied by applying a modulus limiter to each of the outer loops.
For (28), the three-phase current is symmetrical, so the model of the modulus limiter in Figure 7 can be used [24] . However, for (30), the balance regulating current k(2,0)
I  of each phase is unique and thus should be calculated separately. For the negative and zero sequence currents, after the Park transformation, the d-axis and q-axis components are shown as (16) and (22) respectively.
Then make the phasor diagram of the negative and zero sequence currents as Figure 8 . By selecting the direction of sa (1) U  as that of the x-axis, a Rectangular coordinate system is built, where the x-axis and y-axis components of each phase can be obtained. However, for (30), the balance regulating current . I k(2,0) of each phase is unique and thus should be calculated separately.
For the negative and zero sequence currents, after the Park transformation, the d-axis and q-axis components are shown as (16) and (22) respectively.
Then make the phasor diagram of the negative and zero sequence currents as Figure 8 . By selecting the direction of . U sa (1) as that of the x-axis, a Rectangular coordinate system is built, where the x-axis and y-axis components of each phase can be obtained.
Then make the phasor diagram of the negative and zero sequence currents as Figure 8 . By selecting the direction of sa (1) U  as that of the x-axis, a Rectangular coordinate system is built, where the x-axis and y-axis components of each phase can be obtained. In terms of the negative sequence, the components of the three phases are calculated according to the Figure 8 and Park transformation results (16) and (22) .
For phase A,
For phase B,
For phase C, In terms of the negative sequence, the components of the three phases are calculated according to the Figure 8 and Park transformation results (16) and (22) .
For phase C,
In (31), (32), and (33), I k(2)x and I k(2)y (k = a, b, c) are the x-axis and y-axis components of the negative sequence current of phase k, and ϕ 2 the phase angle of . I a (2) . For the zero sequence current,
Therefore, the balance regulating current . I k(2,0) can be calculated through (35).
where I k(2,0)m is the amplitude of . I k(2,0) ; ϕ k(2,0) the included angle between .
I k(2,0) and the x-axis; I (0)x and I (0)y the x-axis and y-axis components of the zero sequence current.
The modulus limit for . I k(2,0) can be achieved by the limiter in Figure 9 .
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and the x-axis; (0)x I and (0)y I the x-axis and y-axis components of the zero sequence current.
The modulus limit for k (2, 0) I  can be achieved by the limiter in Figure 9 . In Figure 9 , k (2) φ is the included angle between k (2) I  and the x-axis, and (0) φ is that between I  and the x-axis, which can be deduced by
To limit the amplitude of the balance regulating current without changing the phase angle, the redistribution of the x-axis and y-axis components can be achieved by
The negative and zero sequence components output by the modulus limiter are In Figure 9 , ϕ k (2) is the included angle between .
I k(2) and the x-axis, and ϕ (0) is that between . I (0) and the x-axis, which can be deduced by
It is defined that
The negative and zero sequence components output by the modulus limiter are
It is noted that (39) needs to be calculated for each of the three phases separately, and the corresponding i d (2) , i q(2) , i d(0) and i q(0) for each phase can be obtained through the inverse transformation of (31)-(33). The minimum of them will be used as the new references to ensure that each phase current does not exceed the limit value.
Combined Current-Limiting Method
The amplitude limit value for the positive sequence current is I (1)max , and that for the sum of the negative and zero sequence currents is I (2,0)max , but the real constriction for the inverter output current is the maximum phase current which is determined by the current-carrying capacity of the IGBT and the saturation current of the output filter. Therefore, the real current limit should be modified as where I max is the amplitude of the maximum phase current the DG can endure. The first condition in (40) should be met by each of the three phases. The second condition can be easily satisfied by using a modulus limiter next to the zero sequence outer loop. If the priority is given to balancing the voltage over outputting power, the inverter needs to maintain the voltage symmetry as possible as it can. Thus, I (2,0)max should be set as I max , and I (1)max can be calculated graphically as shown in Figure 10 , where the phase A is taken for example.
IGBT and the saturation current of the output filter. Therefore, the real current limit should be modified as
where max I is the amplitude of the maximum phase current the DG can endure. The first condition in (40) should be met by each of the three phases. The second condition can be easily satisfied by using a modulus limiter next to the zero sequence outer loop. If the priority is given to balancing the voltage over outputting power, the inverter needs to maintain the voltage symmetry as possible as it can. Thus, (2,0)max I should be set as max I , and (1) max I can be calculated graphically as shown in Figure 10 , where the phase A is taken for example. I a(1) can be calculated with the cosine theorem.
Further, the maximum of the amplitude I k(1)m (k = a, b, c) can be obtained by solving (41).
where ∆θ k is the phase angle of the positive sequence current of phase k, and the solutions of (41) are
max < 0, this solution can be excluded. Therefore,
Similarly, when outputting power is the first consideration, the limit value should be set by
The scheme above can provide a current-limiting method in the case that the phase currents are not equal with each other in size. It can ensure that the current of any phase would not exceed the limit. Meanwhile, according to the different functions of the inverter, the switch between output power priority and balance voltage priority can be achieved flexibly. Furthermore, the scheme has self-adaptation capability. The limit values can be adjusted with the change of the load so that the capacity of the inverter can be fully utilized.
Simulation and Analysis
To verify the effectiveness of the control strategy for the three-phase four-leg inverter and the embedded current-limiting scheme, the simulation models are established in PSCAD/EMTDC, which is shown in Figure 11 .
the scheme has self-adaptation capability. The limit values can be adjusted with the change of the load so that the capacity of the inverter can be fully utilized.
To verify the effectiveness of the control strategy for the three-phase four-leg inverter and the embedded current-limiting scheme, the simulation models are established in PSCAD/EMTDC, which is shown in Figure 11 . In Figure 11 , the system power is equivalent to a 0.4 kV three-phase voltage source E  and an impedance s Z in series. Table 1 .
The case studies are separated into two parts. The first part is done to verify the voltage-balancing capability of the control strategy, and the second part is to verify the current-limiting scheme embedded in the control strategy. In Figure 11 , the system power is equivalent to a 0.4 kV three-phase voltage source .
E and an impedance Z s in series. Z s is set as 0.09 + j0.5 Ω. The feeder line is equivalent to a PI section. The positive sequence impedance of the feeder Z 1 is 0.412 + j0.0625 Ω and the zero sequence impedance of the feeder Z 0 is 1.648 + j0.2501 Ω. The parameters of the DG model in Figure 11 are listed in Table 1 . 
The case studies are separated into two parts. The first part is done to verify the voltage-balancing capability of the control strategy, and the second part is to verify the current-limiting scheme embedded in the control strategy.
Verification of the Voltage-Balancing Capability of the Control Strategy
Voltage unbalance of the distribution network is mainly caused by load asymmetry, so the impedance change of the load is applied to verify the voltage-balancing capability of the control strategy.
Firstly, a tunable three-phase resistor R is used as the load in simulation. At the very beginning of the simulation, R a , R b , and R c are all set as 10 Ω. At 0.52 s in simulation, R a increases to 20 Ω and R c decreases to 5 Ω. The voltage and current waveforms can be obtained through simulation.
In Figure 12a , there is a minor disturbance to the three-phase voltage when the resistances of the load changes at 0.52 s, and the voltage regains symmetry quickly afterwards. By contrast, in Figure 12b , the three-phase current becomes asymmetric after the load change. In Figure 12c ,d, where the voltage and current are decomposed into positive, negative, and zero sequence components, the negative and zero sequence voltages disappear right after its occurrence at 0.52 s, while the corresponding currents have been existing ever since this moment. This is an indication of the fast response of the control system. Figure 12b , the three-phase current becomes asymmetric after the load change. In Figure 12c ,d, where the voltage and current are decomposed into positive, negative, and zero sequence components, the negative and zero sequence voltages disappear right after its occurrence at 0.52 s, while the corresponding currents have been existing ever since this moment. This is an indication of the fast response of the control system. As is shown in Figure 13 , when the inductive and resistively-inductive loads change, the voltages in both cases can transition to three-phase symmetrical conditions fast. The transition period with inductive loads is slightly longer than that with resistively-inductive loads, but finally both of the voltages can get symmetrical within 0.06 s.
From the simulation results, it is concluded that the three-phase four-leg inverter with this control strategy can ensure the output voltage balance.
Verification of the Current-Limiting Scheme
The current-limiting capability of the scheme has been tested in two cases-where a large reference power is given and where a severely unbalanced load is applied. For the model in As is shown in Figure 13 , when the inductive and resistively-inductive loads change, the voltages in both cases can transition to three-phase symmetrical conditions fast. The transition period with inductive loads is slightly longer than that with resistively-inductive loads, but finally both of the voltages can get symmetrical within 0.06 s.
The current-limiting capability of the scheme has been tested in two cases-where a large reference power is given and where a severely unbalanced load is applied. For the model in Figure 11 , it is assumed that R a is set as 10 Ω, R b is set as 5 Ω, and R c is set as 2 Ω. So the load is unbalanced. The active power reference is set as 40 kW and the reactive power is 0. The amplitude limit of the phase current is set as 0.2 kA. The current-limiting scheme is designed with the priority of voltage balance.
Case (1): The case is used to test the current-limiting capability while the current increase is caused by the ascent of the output reference of inverter. In this case, the active power reference is changed to 70 kW at 0.5 s, the external load condition keeps constant. The simulation results are shown in Figure 14 . In case (1), the three phase currents are all no more than the limit and the three phase voltages are symmetrical throughout. The increase of the output power reference only has a minor influence on the negative and zero sequence currents through the slight variation of the voltage. Therefore, the voltage-balancing capability can be ensured by the embedded current-limiting scheme with different output reference.
Case (2): The case is used to test the current-limiting capability while the current increase is caused by the deterioration of the external load asymmetry. At 0.5 s, the resistance of phase C changes from 2 to 0.5 Ω. The unbalanced load is introduced to show the adjusting process and performance of the currents while the voltage unbalance rises beyond the capacity of control strategy under the constraint of the current-limiting scheme. The simulation results are shown as Figure 15 .
In Figure 15a , the amplitude of the sum of the negative and zero sequence currents in phase C has reached the limit. The inverter is supposed to maintain voltage symmetry to its greatest capacity yet fails to achieve the goal due to the severe asymmetry of the load. So in Figure 15d , the PCC voltage cannot keep balanced after 0.5 s. Also, in Figure 15b , the limit value of the positive sequence current drops to 0, which causes the positive sequence active power to fall to 0 in Figure 15c . According to In Figure 14a , the amplitude of the sum of negative and zero sequence currents for each phase is presented. When the active power reference changes to 70 kW, each of them increases slightly, but they are still under the limit of 0.2 kA. Therefore, the PCC voltage in Figure 14d is still three-phase symmetrical. Accordingly, in Figure 14b , the limit value of the positive sequence current has a slight drop. To output more power, the positive sequence current rises before it is capped at the limit value. Therefore, in Figure 14c , the active power output by the inverter fails to reach the reference, but finally stops at around 58 kW. In a word, the output power is limited to ensure the current of each phase will not go beyond the set limit. According to Figure 14e , the current of phase C is the largest whose amplitude is limited at 0.2 kA.
In case (1), the three phase currents are all no more than the limit and the three phase voltages are symmetrical throughout. The increase of the output power reference only has a minor influence on the negative and zero sequence currents through the slight variation of the voltage. Therefore, the voltage-balancing capability can be ensured by the embedded current-limiting scheme with different output reference.
Case (2): The case is used to test the current-limiting capability while the current increase is caused by the deterioration of the external load asymmetry. At 0.5 s, the resistance of phase C changes from 2 to 0.5 Ω. The unbalanced load is introduced to show the adjusting process and performance of the currents while the voltage unbalance rises beyond the capacity of control strategy under the constraint of the current-limiting scheme. The simulation results are shown as Figure 15 . In case (2) , with the asymmetry increasing, the inverter needs to output larger negative and zero sequence currents to maintain voltage symmetry, which may cause the currents to exceed the limit. As the priority of the current-limiting scheme is voltage balance, the negative and zero sequence currents are preferentially output. So the positive sequence current drops to 0 to give way to the negative and zero sequence currents in this case. The voltage finally becomes asymmetrical because the demand of the negative and zero sequence currents to maintain the voltage symmetry is beyond the limit of the current-limiting scheme.
Conclusions
In the paper, a novel control strategy including an adaptive current-limiting scheme for grid-connected three-phase four-leg inverter is proposed. It has the capability to dynamically adjust the current limit of each sequence while keeping the output voltage symmetrical. The main features are listed as follows:
1. The independent control schemes for the positive, negative, and zero sequence in synchronous rotating frame are realized based on the symmetrical component method. All three sequence components are transformed into DC to make the PI controller applicative. 2. Through the coordinate transformation, all the DC components of the three sequence currents In Figure 15a , the amplitude of the sum of the negative and zero sequence currents in phase C has reached the limit. The inverter is supposed to maintain voltage symmetry to its greatest capacity yet fails to achieve the goal due to the severe asymmetry of the load. So in Figure 15d , the PCC voltage cannot keep balanced after 0.5 s. Also, in Figure 15b , the limit value of the positive sequence current drops to 0, which causes the positive sequence active power to fall to 0 in Figure 15c . According to Figure 15d , it can be seen that the largest phase current appears in phase C, and it has an impulse to exceed the amplitude limit of 0.2 kA, but finally stabilizes under the limit.
In case (2) , with the asymmetry increasing, the inverter needs to output larger negative and zero sequence currents to maintain voltage symmetry, which may cause the currents to exceed the limit. As the priority of the current-limiting scheme is voltage balance, the negative and zero sequence currents are preferentially output. So the positive sequence current drops to 0 to give way to the negative and zero sequence currents in this case. The voltage finally becomes asymmetrical because
